Role of Power Hardware in the Loop in Modeling and Simulation for Experimentation in Power and Energy Systems

Chris S. Edrington; Michael Steurer; James Langston; Touria El-Mezyani; Karl Schoder

doi:10.1109/JPROC.2015.2460676

Role of Power Hardware in the Loop in Modeling and Simulation for Experimentation in Power and Energy Systems

Chris S. Edrington
, Michael Steurer
, James Langston
, Touria El-Mezyani
, Karl Schoder

Producción científica: Article › revisión exhaustiva

Idioma original	English
Número de artículo	7289345
Páginas (desde-hasta)	2401-2409
Número de páginas	9
Publicación	Proceedings of the IEEE
Volumen	103
N.º	12
DOI	https://doi.org/10.1109/JPROC.2015.2460676
Estado	Published - dic 1 2015
Publicado de forma externa	Sí

ASJC Scopus Subject Areas

General Computer Science
Electrical and Electronic Engineering

Acceder al documento

10.1109/JPROC.2015.2460676

Otros archivos y enlaces

Citar esto

@article{dec04baa5b1f4e798772e8c957774422,

title = "Role of Power Hardware in the Loop in Modeling and Simulation for Experimentation in Power and Energy Systems",

keywords = "Controller hardware in the loop (CHIL), device under test (DUT), field-programmable gate array (FPGA), hardware under test (HUT), modeling and simulation, power hardware in the loop (PHIL), rest of system (ROS)",

author = "Edrington, \{Chris S.\} and Michael Steurer and James Langston and Touria El-Mezyani and Karl Schoder",

note = "Publisher Copyright: {\textcopyright} 2015 IEEE.",

year = "2015",

month = dec,

day = "1",

doi = "10.1109/JPROC.2015.2460676",

language = "English",

volume = "103",

pages = "2401--2409",

number = "12",

}

TY - JOUR

T1 - Role of Power Hardware in the Loop in Modeling and Simulation for Experimentation in Power and Energy Systems

AU - Edrington, Chris S.

AU - Steurer, Michael

AU - Langston, James

AU - El-Mezyani, Touria

AU - Schoder, Karl

PY - 2015/12/1

Y1 - 2015/12/1

KW - Controller hardware in the loop (CHIL)

KW - device under test (DUT)

KW - field-programmable gate array (FPGA)

KW - hardware under test (HUT)

KW - modeling and simulation

KW - power hardware in the loop (PHIL)

KW - rest of system (ROS)

UR - https://www.scopus.com/pages/publications/84959505007

UR - https://www.scopus.com/pages/publications/84959505007#tab=citedBy

U2 - 10.1109/JPROC.2015.2460676

DO - 10.1109/JPROC.2015.2460676

M3 - Article

AN - SCOPUS:84959505007

SN - 0018-9219

VL - 103

SP - 2401

EP - 2409

JO - Proceedings of the IEEE

JF - Proceedings of the IEEE

IS - 12

M1 - 7289345

ER -